The sparse triangular solve kernels, SpTRSV and SpTRSM, are important building blocks for a number of numerical linear algebra routines. Parallelizing SpTRSV and SpTRSM on today's manycore platforms, such as GPUs, is not an easy task since computing a component of the solution may depend on previously computed components, enforcing a degree of sequential processing. As a consequence, most existing work introduces a preprocessing stage to partition the components into a group of level-sets or coloursets so that components within a set are independent and can be processed simultaneously during the subsequent solution stage. However, this class of methods requires a long preprocessing time as well as significant runtime synchronization overheads between the sets. To address this, we propose in this paper novel approaches for SpTRSV and SpTRSM in which the ordering between components is naturally enforced within the solution stage. In this way, the cost for preprocessing can be greatly reduced, and the synchronizations between sets are completely eliminated. To further exploit the data-parallelism, we also develop an adaptive scheme for efficiently processing multiple right-hand sides in SpTRSM. A comparison with a state-of-the-art library supplied by the GPU vendor, using 20 sparse matrices on the latest GPU device, shows that the proposed approach obtains an average speedup of over two for SpTRSV and up to an order of magnitude speedup for SpTRSM. In addition, our method is up to two orders of magnitude faster for the preprocessing stage than existing SpTRSV and SpTRSM methods.
INTRODUCTION
The sparse triangular solve kernel, SpTRSV, is an important building block in a number of numerical linear algebra routines, such as direct methods [9, 12] , preconditioned iterative methods [36] , and least squares problems [6] . This operation computes a dense solution vector x from a sparse linear system Lx = b or U x = b, where L and U are square lower and upper triangular sparse matrices, respectively, and b is a dense vector. According to the order of processing the components, the Lx = b process is called forward substitution, and the U x = b process is known as backward substitution. When the same sparse triangular systems have to be solved for multiple right-hand sides, the operations become LX = B and U X = B, where X and B are usually tall-and-skinny dense matrices. Such operations are called SpTRSM. 
Level-Set Method for Parallel SpTRSV
The motivation for parallel-SpTRSV comes from the observation that some components/vertices are independent and can be processed simultaneously (e.g., vertices 0 and 1 in Figure 1 (b)). Therefore, the components can be partitioned into a number of sets so that components inside a set can be solved in parallel, while the sets are processed sequentially (i.e., level by level). With this observation, Anderson and Saad [1] and Saltz [37] introduced a preprocessing stage to perform such a partition before the solving stage. Figure 1 (c) shows that five level-sets are generated for the matrix L. Consequently, levels 0, 1 and 2 can use parallel hardware (e.g., a dual-core machine) for accelerating SpTRSV. However, between sets, dependencies still exist so synchronization is required at runtime.
Motivation for Avoiding Synchronization
Synchronization remains a performance bottleneck for many applications and has long been a classic problem in computer systems research [7, 18, 24, 34, 35] . To evaluate the synchronization cost in SpTRSV, we run a parallel SpTRSV implemented by Park et al. [33] based on the aforementioned level-set approach. We show the cost of the preprocessing stage and a breakdown of the solving stage execution time (i.e., synchronization cost and floating-point calculations) using four representative matrices † from the University of Florida Sparse Matrix Collection [10] . Matrix We have two observations from Table I . Firstly, the preprocessing stage takes much longer than a single call to SpTRSV. Specifically, the preprocessing stage is 4.39 (matrix chipcool0) to 12.65 times (matrix nlpkkt160) slower than the main kernel of SpTRSV. This implies that if SpTRSV is only executed a few times, level-set based parallelization is not attractive. Secondly, when the number of level-sets increases, the overheads for synchronization dominate the SpTRSV solving stage execution time. For example, matrix FEM/ship 003 has 4367 level-sets that implies 4366 explicit barrier synchronizations in the solving stage and accounts for 85% of the total SpTRSV execution time (10. 96 ms out of 12.95 ms). In contrast, the synchronization overheads for matrix nlpkkt160 is much less as only two level-sets are generated.
Therefore, to improve the performance of parallel SpTRSV, it is crucial to reduce the overheads for preprocessing (i.e., generating level-sets) and to avoid the runtime barrier synchronizations.
Solving a Sparse Triangular
System with Multiple Right-Hand Sides (SpTRSM) 2.2.1. Data-Parallel SpTRSM Algorithm Compared to SpTRSV with a single right-hand side, the SpTRSM kernel has better data-level parallelism since its multiple right-hand sides can be processed in parallel. Moreover, since entries in each column are independent of each other, they can be processed in parallel as well. Algorithm 2 shows a data-level parallel method for SpTRSM. It can be seen that the main for loop (lines [8] [9] [10] [11] [12] [13] [14] has two optimization strategies for leveraging data-level parallelism: one is to parallelize multiple entries in each column (line 8), the other is to parallelize multiple right-hand sides (line 9).
Algorithm 2 A data-parallel SpTRSM method for LX = B, where L is in the CSC format.
rhs is the number of right-hand sides. 2: MEMSET( * left sum, 0) 3: for i = 0 to n − 1 in parallel do 4:
for ri = 0 to rhs − 1 do 5: 
Motivation for an Adaptive Method
If one thread is used for solving a batch of components (i.e., a row of the solution matrix X), the two optimization strategies for parallelizing the two for loops are mutually exclusive. That is to say, a program must select either for loop to parallelize. Because of the different column lengths and the number of right-hand sides, directly parallelizing any one of the two for loops may not always achieve the best performance. Figure 2 shows the distribution of column lengths for the four matrices used above. It can be seen that the distribution varies from matrix to matrix. Some matrices only have short columns, meaning that the SIMD parallelism of column length may not be enough for saturating modern GPUs (for the NVIDIA the warp size is 32 and for the AMD the wavefront size is 64). For instance, assume that the number of right-hand sides is 16, then parallelizing the loop on right-hand sides (optimization 2 in line 9 of Algorithm 2) may give the best performance for matrix Chipcool0 as most of its columns are shorter than 16. But this may degrade throughput for matrix FEM/ship 003 since most of its columns are longer than 16 , and in such a case parallelizing the loop on column length (optimization 1 in line 8 of Algorithm 2) will be expected to be better.
Thus, it is important to find an adaptive method that can select a for loop to parallelize for best data-parallelism and best throughput. 
SYNCHRONIZATION-FREE ALGORITHM FOR SPTRSV
The first objective of this work is to eliminate the cost of generating level-sets and the barrier synchronizations between the sets. Due to the inherent dependencies among components, the major task for parallelizing SpTRSV is to clarify such dependencies and to respect them when solving at runtime.
In this work, we use GPUs as the platform for exploiting inherent parallelism when there are many components for a very large matrix. We assign a warp of threads to solve a single component of x (a warp is a unit of 32 SIMD threads executed in lock-step for NVIDIA GPUs. For AMD GPUs the warp is 64 threads and is denoted by the term wavefront). To respect the partial order of SpTRSV, we need to be sure that the warps associated with dependent entries (if any) must be finished first. Thus thread-blocks of multiple warps need to be dispatched in ascending order, even though they can be switched and finished in arbitrary order. Since the partial order is essentially unidirectional (i.e., any component only depends on previous components but not on later ones in forward substitution, see Figure 1 (b), and vice versa in backward substitution), we can map entries to warps and strictly respect the partial order of the entries so that no warp execution deadlock will occur.
Therefore, before solving for a particular component, we let the processing warp learn how many entries have to be computed in advance (i.e., the number of dependent entries). This number equals the in-degree of a vertex in the graph representation of a matrix (Figure 1 (b) ), which is also identical to the number of nonzero entries of the current matrix row minus one (to exclude the entry on diagonal). Thus, we use an intermediate array in degree of size n to hold the number of nonzero entries for each row of the matrix. This is all we do in the preprocessing stage. Algorithmically, this step is part of transposing a sparse matrix in parallel [43] . Compared to the complex dependency extraction in the set-based methods that have to analyse the sparsity structure, our method requires much less work. Lines 3-7 in Algorithm 3 show the pseudocode for our preprocessing stage.
Knowing the in-degree information indicating how many warps have to be finished in advance, we can initiate a sufficient number of warps to fully exploit the irregular parallelism. For an arbitrary warp, after finishing the necessary floating-point computation for a component (line 14 in Algorithm 3), it notifies all the later entries that depend on the current one by atomic updating (lines 19 and 22) . Note that atomic operations are needed here as multiple updates from different warps may happen simultaneously. Therefore, a warp only has to wait (lines 11-13) until its corresponding in-degrees are all eliminated, implying that all the dependent components are successfully solved and the warp can start processing safely. Due to the warp multi-issuing property of GPUs, a warp can start processing immediately after its dependencies have been satisfied, without any false waiting incurred by the hardware. 
Algorithm 3
The proposed synchronization-free algorithm for SpTRSV (forward substitution). Figure 3 illustrates the procedure for our synchronization-free algorithm ‡ using an example. Suppose there are three warps enrolled, tagged as warp0, warp1 and warp2. They follow the same procedure and are context-switched by the hardware scheduler. For an arbitrary warp, the central region contained in the red dotted box (labelled as the critical section protecting the left sum array) separates the whole procedure into three phases: lock-wait, critical section and lock-update. In the lock-wait phase, the warp iteratively evaluates the status of the lock protecting the critical section of the current warp. If locked, it waits in the loop (known as spinning); otherwise, it stops waiting and enters the next phase. Although the lock here is a spin-lock, it does not have the busywaiting problem. Based on our observation, if the clock() function is invoked inside the waiting loop, the NVIDIA nvcc compiler would not start the waiting loop for some 'optimization' reasons, so a signal will be sent to the hardware warp scheduler to switch to the next warp context. This avoids the execution deadlock. In contrast, the AMD OpenCL compiler does not have this risk at all, so 7 the waiting loop in our OpenCL version does not have to add any functions to prevent deadlock. In the critical section phase, the warp updates the components in left sum that have dependencies on the components that the warp is currently working on. This is done in an order that depends on the partial dependency defined by the sparsity structure. After that, it aborts the critical section and enters the lock-update phase. In the last lock-update phase, the warp updates the dependent in degree array, in the same order as for left sum (so that all the order dependencies are strictly respected). Depending on the number of components in that column (line 15 in Algorithm 3), it may require one or several updates. When an in-degree is updated to reach the target value (so that all the dependencies of the component are resolved), the lock corresponding to that in-degree is unlocked. Consequently, the warp waiting for that lock can abort the waiting phase and enter its critical section.
Lines 8-26 in Algorithm 3 give the pseudocode for the solving stage of our synchronization-free SpTRSV method. We can optimize this by exploiting the GPU on-chip scratchpad memory. When warps in the same thread-block share the same portion of on-chip memory, some components' dependencies may be resolved within the thread block with lower latency. Our implementation allocates two sets of intermediate arrays, one set on local scratchpad memory (s left sum and s in degree) and the other set on GPU off-chip global memory (d left sum and d in degree), see line 1 of Algorithm 3. When a warp finds a dependent entry (the later entry that depends on the current one) in the same GPU thread-block composed of multiple warps, it updates the local arrays (lines [18] [19] in the scratchpad memory for faster accessing. Otherwise, it updates the remote off-chip arrays (lines [21] [22] , to notify warps from other thread-blocks. The sum of the two arrays (line 11) is used to verify if all the dependencies are satisfied. We can see that entries 0, 1 and 5 can be solved immediately once the corresponding warps are issued since they have no in-degree (see the blue arrow blocks for columns 0, 1 and 5 in the top half of the subfigure), and they update values using their out-degrees (see the bottom half). In contrast, the other entries have to busy-wait (see red and green arrow blocks in the top half) until their in-degrees are eliminated for solving (see blue arrow blocks). Figure 5 plots an example that solves an upper triangular system where the matrix is the symmetric counterpart of the lower triangular matrix shown in Figure 4 . It can be seen that even though the two matrices are symmetric to each other, the two SpTRSV processes have completely different parallelism.
Also, it can be seen that if the entries in a given column (except the one on the diagonal) are sorted in ascending order, the components affected by the column will be expected to be solved in ascending order (i.e., from left to right). Because the left components are in general likely to finish earlier and thus signal their out-degree components earlier, the overall waiting time of our synchronization-free algorithm may be decreased and better performance can be expected. As for backward substitution, the column entries can be accessed in reverse order for similar effects. In this procedure, a fast segment sort [15] that separately orders a list of columns in parallel will be important to achieve overall best performance.
SYNCHRONIZATION-FREE ALGORITHM FOR SPTRSM
Based on the SpTRSV approach described in the previous section, we develop an extended synchronization-free algorithm for SpTRSM. The key idea is to adaptively select an optimization strategy (i.e., parallelizing multiple nonzero entries in a column, or parallelizing multiple right-hand sides) at runtime for each column to achieve best performance.
This adaptive method can be illustrated in a two-dimensional space shown in Figure 6 . The two dimensions are the length of a given column (the number of nonzero entries in the column, expressed as col len, i.e., 'column length', on the x axis) and the number of right-hand sides (expressed as rhs, i.e., '#right hand sides', on the y axis). Two parameters p and q are used for partitioning the space vertically and horizontally, respectively. Hence the space is divided into four areas utilizing different optimization strategies to process a column:
• The upper right and lower right parts are always processed using the optimization method 1. This means that when col len is long enough (it may be much larger than rhs), parallelizing multiple nonzero entries in the column will give better performance.
• The upper left part is always processed by the optimization strategy 2, meaning that parallelizing multiple right-hand sides will offer superior performance when rhs is sufficiently large and col len is short enough. Moreover, compared to parallelizing multiple nonzero entries that causes all subsequent components released at roughly the same time, parallelizing multiple right-hand sides processes the components as early as possible, thus potentially reducing the overall execution time.
• The lower left area is further divided into two parts: the left part indicates that when rhs is larger than col len, optimization method 2 should be used, and the right part indicates that when col len is long enough but still under the vertical divider p, the column should be processed by optimization method 1. 
Algorithm 4
The proposed synchronization-free algorithm for SpTRSM (forward substitution).
rhs is the number of right-hand sides.
The same to the preprocessing stage in SpTRSV. 5:
end for 8: end function 9: function SOLVING-STAGE() 10 :
One concurrent warp for one component. 11:
//busy wait 13:
end while 14:
for ri = 0 to rhs − 1 in parallel do One thread for one right-hand side item. 15: Here we do not adopt the optimization that uses both on-chip and off-chip memory for faster solving stage in our synchronization-free SpTRSV. The main reason is that the number of right-hand sides can be large and thus may consume excessive on-chip scratchpad memory and degrade device occupancy (i.e., cannot saturate hardware resources). As a comparison, the proposed algorithm for SpTRSM stores shared resources, such as the in-degree and left sum arrays, only in GPU offchip global memory. Algorithm 4 shows the proposed synchronization-free algorithm for forward substitution SpTRSM. It can be seen that line 19 decides which optimization approach is called for a given column. In our experiments, we always set p and q to 8 and 8192, respectively, since we find empirically that this combination generally gives the best overall performance (see Figure 12 ).
EXPERIMENTAL RESULTS

Experimental Setup
We have implemented the proposed synchronization-free SpTRSV method both in CUDA and in OpenCL and have evaluated it on two GPUs: an NVIDIA GeForce Titan X GPU of Pascal architecture, and an AMD Radeon R9 Fury X GPU of GCN architecture. We also benchmark the most recent SpTRSV and SpTRSM implementations from two libraries cuSPARSE v8.0 and MKL v11.3 Update 3 provided by NVIDIA and Intel, respectively. We execute each method a hundred times and use the arithmetic average of the runtime to calculate the GFlop/s rates.
Because (1) The synchronization-free methods for SpTRSV and SpTRSM proposed in this paper. Table II . The testbeds and SpTRSV and SpTRSM algorithms. Note that the proposed synchronization-free method uses matrices in CSC format, while the other methods use the CSR format, and we assume the input is already in the right format before a solve starts. Table III lists the 20 sparse matrices used for our experiments on all platforms. The first 10 matrices have been used in other research on sparse matrix computations [17, 25, 27, 28, 29, 33, 48] and are publicly available from the University of Florida Sparse Matrix Collection [10] . The last 10 matrices are also from the collection but, in this evaluation, we use their factorized forms generated by a sparse LU decomposition using MA48 [11] from the Harwell Subroutine Library (HSL) [16] . Hence our benchmark suite covers more application scenarios of sparse system solvers. The selected matrices cover a wide range for the number of level-sets as well as the average parallelism inside a level-set. For example, matrix nlpkkt160 has only two level-sets so that the computation of most of its components can run in parallel, whereas for the factorized matrix g7jac140sc very few components can utilize parallel resources. Note that in this paper we test both forward and backward substitution. Thus the information for the L and U parts of the matrices are listed separately. Table III . The benchmark suite including 10 original matrices (eight symmetric and two unsymmetric) and 10 matrices (all unsymmetric) factorized using a sparse LU method. Note that even for symmetric matrices, forward and backward substitution may not have the same parallelism. Also note that 'parallelism' refers to the average number of components that can be solved in parallel in the level-set method. For example, the 8 × 8 matrix plotted in Figure 1 has a parallelism of 1.6 (i.e., eight components grouped into five parallelizable level-sets).
SpTRSV Performance
Figures 7 and 8 show the single and double precision SpTRSV performance on the 20 matrices measured on the three platforms. Overall, the methods in MKL are relatively slow when the parallel degree is high, but behave better when the parallel degree is low (meaning that operations are more sequential). The cuSPARSE library exhibits opposite performance: showing relatively better performance when the parallel degree is high but inferior performance when the parallel degree is low. Nevertheless, on average (harmonic mean), the MKL and cuSPARSE libraries show Specifically, on the Pascal-based Titan X GPU, our synchronization-free algorithm demonstrates an average speedup over the cuSPARSE library of 2.42 times in single precision and 2.34 times in double precision for forward substitution, and 1.77 times in single precision and 1.77 times in double precision for backward substitution. The maximum speedups are 6.11, 5.49, 4.65, 4.22, respectively. These best speedups are all from matrices, such as cant and dc2, that have most nonzero entries in diagonal blocks. For those matrices, the optimizing strategy of using both scratchpad and off-chip memory improves the overall performance. Also, it can be seen that our method achieves speedups of 2.73, 2.56, 2.8 and 2.65, respectively, for matrix hollywood-2009. This matrix requires 82,735 runtime synchronizations (see Table III ) limiting its performance for the level-set methods. In contrast, our method avoids synchronizations and obtains much superior performance. For the same reason, our method shows comparable performance compared to existing methods on matrix nlpkkt160, which requires only two runtime synchronizations.
We also notice that compared to the Kepler-and Maxwell-based GPUs used in our previous work [27] , the Pascal-based Titan X GPU offers higher performance. The major reason is that the Pascal architecture is equipped with higher bandwidth and improved micro-architectures for atomic operations, which are extensively utilized in our approach. Actually, Scogland and Feng [39] also confirmed that atomic operations have been continuously improved in the latest generations of modern GPUs. Moreover, although the AMD Fury X GPU has slightly higher bandwidth than the NVIDIA Titan X, it is in general slower for our synchronization-free SpTRSV algorithm. The main reason is probably the implementation differences for warp/wavefront scheduling in the two vendor's products. To further measure the impact of using the on-chip memory for lower latency, we list the performance improvement obtained by this optimization technique in Figure 9 . Because an NVIDIA CUDA thread block allows up to 1024 threads (i.e., 32 warps of 32 threads), we report different thread block configurations of 4-, 8-, 16-and 32-warps in Figures 9 (a)-(d) , respectively. In contrast, OpenCL on AMD cards can use up to 256 threads (i.e., four wavefronts of 64 threads). Thus we only test performance of thread block of four wavefronts and plot it in Figure 9 (e). In each subfigure, the forward and backward substitution of the 20 test matrices are listed (see 40 sample points on the x axis), and the median and harmonic mean values of the speedups are highlighted. As can be seen, the on-chip memory optimization technique yields higher performance in most of the cases (i.e., with speedups higher than 1.0). Specifically, the 32-warp setting (Figure 9 (d) ) yields the highest speedups since its diagonal blocks (recall red areas in Figures 4 and 5) are larger than those in other settings. However, the absolute throughput of the 32-warp setting (not shown here for brevity) is in general a bit slower than the other three with very similar performance. So in this paper we always set the number of warps to 16. As for the AMD Fury X, we also notice obvious speedups from the on-chip memory optimization. But because of the limited combinations, we use the 4-wavefront configuration in our test. (e) Fury X (4-wavefront) Figure 9 . The impact of using the on-chip memory for better performance. The y axis shows speedups with this optimization technique, and the x axis shows forward and backward substitution of the 20 test matrices. The median and harmonic mean of the speedups are highlighted.
SpTRSM Performance
In this paper, we only show forward and backward substitution SpTRSM in double precision for brevity. Figures 10 and 11 show the performance of the serial/parallel methods in vendor libraries MKL and cuSPARSE, and three optimization strategies: (1) Sync-free opt1 (parallelizing column entries in our synchronization-free method), (2) Sync-free opt2 (parallelizing right-hand sides in our synchronization-free method), and (3) Sync-free adaptive (our synchronization-free method with the adaptive parameter selection illustrated in Figure 6 and described in Algorithm 4) running on NVIDIA and AMD GPUs. It can be seen that our synchronization-free method is in general much faster than cuSPARSE, especially when the number of right-hand sides is large. This trend is the same as that shown for SpTRSV. However, there are two exceptions where cuSPARSE behaves better. One is for matrix nlpkkt160, where its parallelism is much higher than other matrices, and so cuSPARSE outperforms our method. But since cuSPARSE requires more space to save level-set information, it cannot process as many right-hand sides as the synchronization-free algorithm can (specifically, cuSPARSE does not work for more than 8 right-hand sides in our test). Another exception is from the backward substitution of matrices rajat18 an dc2, where the row/column lengths of their upper triangular part are distributed in a power-law fashion (i.e., several are of size O(n) and the rest are of size O(1)). In this case, the in-degree of some components is relatively high thus causing more load unbalanced traffic for the atomic operations in our method. As a result, the performance of the cuSPARSE method is relatively higher. Nevertheless, for most of the cases, our synchronization-free algorithm achieves significant speedups (up to a few tens) over MKL and cuSPARSE. In addition, cuSPARSE fails to solve both the L and U parts of matrices road central and road usa, maybe due to its complex approach analysing their sparsity structures. It can also be seen that the speedups in SpTRSM are more noticeable than in the SpTRSV test. The reason may be that cuSPARSE does not select the best parallel scheme for multiple right-hand sides.
We can further see that any one of the two optimization methods (parallelizing column elements or right-hand sides) does not always behave the best, but our adaptive strategy outperforms both in most cases. For instance, although the optimization method 2 commonly outperforms the method 1, matrices nlpkkt160 and webbase-1M actually show that the method 1 can be much faster than the method 2. In contrast, our adaptive scheme almost always behaves faster than both optimization methods 1 and 2 on the two matrices. In addition, for the matrices preferring optimization method 2, our adaptive strategy can almost always offer identical or better performance. We also test the impact of changing the parameter p. Figure 12 shows relative performance of setting p = 4, 8, 16, 32 and 64 over p = 4 on the Titan X and Fury X platforms. Note that the relative performance is calculated as the harmonic mean of speedups between forward/backward substitutions for the 20 test matrices. It can be seen that setting p to 8 in general brings the best performance for all cases, in particular for the case of 16 right-hand sides. Hence in this work we always set p to the fixed value 8.
On the other hand, because the parameter q is a split point for column length (recall Figure 6 ), setting a proper value for q depends strongly on the test matrices selected. In our benchmark suite, we fix p to 8 of the matrices (specifically, 19 out of 20) do not have columns with more than a few tens of nonzeros, meaning that they are insensitive to a larger q, thus no noticeable performance difference is observed. The exception is the factorized matrix g7jac140sc, which is much denser than the other test matrices (see Table III ). In this case, setting q to values larger than 1024 gradually improves performance, since this scheme exploits more parallelism over the right-hand sides for updating subsequent components with lower latency.
It is also worth noting that tuning parameters in general needs further extensive benchmarking with more combinations of parameters p, q for more test matrices. As can be seen, the parameter tuning method presented in this paper is a reasonable initial attempt, and we leave more flexible and efficient autotuning as future work. Note that the y axis is the relative performance of all settings over p = 4. Note that q is set to 8192 for all tests.
Overhead for Preprocessing
Tables IV and V show the preprocessing overheads of the parallel forward and backward SpTRSV and SpTRSM implementations from MKL, cuSPARSE and our approach on the three platforms. As can be seen, our method achieves an average speedup of over 48.4 (maximum of 121, from backward substitution of matrix chipcool0) over the SpTRSV method in the cuSPARSE library on the Titan X card. For the SpTRSM operation, the speedups are on average over 322.9 with a maximum of 690 (from backward substitution of matrix cit-HepTh). The major reason is that the vendor supplied implementation attempts to find level-sets in the preprocessing phase. Moreover, the AMD Fury X GPU offers comparable cost for preprocessing, due to similar off-chip memory bandwidth. Table V . Preprocessing cost (in millisecond) of the tested methods for backward substitution on three devices.
Anderson and Saad [1] and Saltz [37] proposed that level-sets can expose parallelism in sparse triangular solves. A few recently developed parallel SpTRSV implementations have improved the level-set method for better data locality and faster synchronization [17, 33, 45] . Maumov [32] implemented a level-set method on NVIDIA GPUs with a tradeoff for decreasing the number of synchronizations. Li and Saad [23] demonstrated that reordering the input matrix can further improve parallelism but requires longer preprocessing time. Unlike the above level-set methods, our synchronization-free SpTRSV and SpTRSM algorithms do not analyse the sparsity structure of the input matrix and thus completely avoid the costs for generating sets and executing barrier synchronization. As a result, our method in general shows much better performance than level-set methods.
Schreiber and Tang [38] first used graph colouring for constructing colour-sets for SpTRSV on multiprocessors. When the input sparse matrix is coloured, it is reorganized as multiple triangular submatrices located on its diagonal. Because all the submatrices can be solved in parallel, this method can be very efficient in practice. Suchoski et al. [41] recently extended the graph colouring method for SpTRSV to GPUs. However, as graph colouring is known to be an NP-complete problem, finding good colour-sets for SpTRSV is in general more time consuming. Thus it may be impractical for real-world applications. Picciau et al. [34] recently proposed a method that partitions the graph form of an input matrix into multiple sub-graphs to obtain better data locality and higher concurrency. However, its pre-processing cost can be even more expensive than colourset approaches.
There are also several classes of methods that do not create sets in advance. Mayer [30] pointed out that 2D decomposition can accelerate SpTRSV but needs to reorganize the data structure of the input matrix. Smith and Zhang [40] and Totoni et al. [42] reported that reformatting the input matrix can bring higher performance. Chow and Patel [8] and Anzt et al. [2, 4, 3, 5] recently developed several iterative methods for SpTRSV for use with incomplete factorization. Because iterative methods only give approximate solutions, they should not be used more generally for other scenarios such as using SpTRSV and SpTRSM in sparse direct solvers. For the tridiagonal case, another nontrivial inherently sequential problem, there are very specific fast algorithms [44] . In contrast, the method we have proposed in this paper uses the unchanged CSC sparse matrix format and works for general problems.
Some researchers have also utilized atomic operations for improving fundamental algorithms such as bitonic sort [46] , prefix-sum scan [47] , wavefront [18] , sparse transposition [43] , and sparse matrix-vector multiplication [22, 28, 29, 48] . Unlike those problems, the SpTRSV operation is inherently serial and thus more irregular and complex. We also use atomic operations both in on-chip and off-chip memory, and set atomic operations as the central part of the whole algorithm. Moreover, we recently noticed that bypassing caches [19] , improving thread-groups locality by clustering [21] and utilizing on-package high bandwidth memory [20] can further improve algorithm performance. We leave this extension as future work.
CONCLUSIONS
In this paper, we have proposed synchronization-free algorithms for parallel SpTRSV and SpTRSM. These methods completely eliminate the overheads for generating level-sets or colour-sets (in the preprocessing stage) and for explicit runtime barrier synchronization (in the solving stage). Meanwhile, they adaptively select optimization paths for best parallelism in the case of multiple right-hand sides. Experimental results show that our approach makes preprocessing up to two orders of magnitude faster than level-set methods, and demonstrates significant speedups over vendor supplied parallel routines for forward and backward SpTRSV and SpTRSM in single and double precision.
